By Topic

Random interface-traps-induced characteristic fluctuation in 16-nm high-к/metal gate CMOS device and SRAM circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hui-Wen Chen ; Inst. of Commun. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Yung-Yueh Chiu ; Yiming Li

In this work, we study the interface traps (ITs) induced electrical characteristic and static noise margin (SNM) fluctuations in 16-nm-gate high-κ/metal gate complementary metal-oxide-semiconductor devices and static random asccess memory circuit. Totally random generated device samples with 2D ITs at silicon/HfO2 interface are simulated using an experimentally validated 3D device simulation. Random number and position of ITs and trap's density on fluctuations of threshold voltage, on/off-state current and gate capacitance are explored and compared among process variation effect (PVE), random dopant fluctuation (RDF) and work function fluctuation (WKF). Notably, the position of ITs induces rather different fluctuation in spite of the same number of ITs.

Published in:

Nanotechnology (IEEE-NANO), 2011 11th IEEE Conference on

Date of Conference:

15-18 Aug. 2011