By Topic

Design and FPGA implementation of a QoS router for Networks-on-Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Salah, Y. ; EμE Lab., Fac. of Sci. of Monastir, Monastir, Tunisia ; Tourki, R.

Network-on-Chip (NoC) is believed to be a solution to the existing and future interconnection problems in highly complex chips. Different alternatives proposed circuit-switched NoCs to guarantee performance and Quality-of-Service (QoS) parameters for Systems-on-Chips (SoC). However, implementing scheduling mechanisms with different service classes and exploring the advantages of wormhole routing and virtual channels is an important way to provide QoS guarantees in terms of transmission delays and bandwidth. This paper presents a packet-switched NoC router with QoS support. It uses a priority-based scheduler to solve conflicts between multiple connections with heterogeneous traffic flows and to minimize network latency. The hardware design of the router has been implemented at the RTL level; its functionality is evaluated and QoS requirements for each service class are derived. We show the trade-off between an optimal scheduling strategies implementation and the performance of the system.

Published in:

Next Generation Networks and Services (NGNS), 2011 3rd International Conference on

Date of Conference:

18-20 Dec. 2011