Skip to Main Content
Due to mature design tools and proven flows for design and test the majority of today's circuits are synchronous. Increasingly complex designs pose major problems though with respect to clock tree design, interfaces running at different frequencies, peak current consumption and electromagnetic interference. The asynchronous design style promises advantages in these areas but is not widely accepted, mainly due to the lack of design tool support and testability issues. This paper summarizes the problems regarding the test of asynchronous designs as well as existing test methodologies and presents our strategy to increase testability of this kind of devices.