By Topic

Time-interleaved single-slope ADC using counter-based time-to-digital converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Hyoung-Taek Choi ; Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea ; Young-Hwa Kim ; KwangSeok Kim ; Jaewook Kim
more authors

In this paper, a time-domain analog-to-digital converter (ADC) using time-to-digital converter (TDC) is presented. The use of TDC in ADCs is a promising technique for future scaled CMOS processes, as it relies on time-resolution rather than voltage resolution. In the proposed ADC, a single-slope capacitor-discharge method is employed to convert input voltage into time, which relaxes the time-domain linearity requirement of comparator. In addition, time-interleaving is employed to increase the time resolution. Lastly, a shared counter-based TDC is used for compact and simple time quantization. Simulation results in 0.25μm CMOS shows the feasibility of the proposed architecture.

Published in:

Radio-Frequency Integration Technology (RFIT), 2011 IEEE International Symposium on

Date of Conference:

Nov. 30 2011-Dec. 2 2011