System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Electrical Properties of Silicon Nanowire Fabricated by Patterning and Oxidation Process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Min-Hyun Lee ; Dept. of Mater. Sci. & Eng., Seoul Nat. Univ., Seoul, South Korea ; Ki-Bum Kim ; Hyo-Sung Lee ; Sung-Wook Nam
more authors

We are reporting electrical properties of Si nanowire field-effect transistors with a Schottky barrier formed at the electrodes. The channel widths are varied using a top-down process of electron-beam patterning followed by surface oxidation from a few micrometers to the sub-10-nm level. The field-effect mobility increases gradually with decreasing channel width to 20 nm. On the other hand, the mobility decreases drastically when the channel width is smaller than 20 nm. The mobility enhancement is attributed to the stress build up during the oxidation of nanowire, while the drastic mobility degradation observed below a 20-nm linewidth is attributed to the surface scattering of electrons caused by the high surface/volume ratio of nanowire. The highest mobility value was obtained at a 20-nm linewidth with a value of ~1270 cm2/Vs.

Published in:

Nanotechnology, IEEE Transactions on  (Volume:11 ,  Issue: 3 )