By Topic

High performance 8-bit mux based multiplier design using MOS Current Mode Logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Delican, Y. ; Dept. of Digital Electron. Design, TUBITAK-SAGE, Ankara, Turkey ; Yildirim, T.

This paper presents a high performance 8×8 bit mux-based multiplier using MOS Current Mode Logic (MCML). A small library of MCML logic gates consisting of NAND/AND, 2 to 1 MUX and full adder are designed and optimized for low power and high-speed operation. Also a 4:1 MUX is designed which is one of the most essential component of this multiplier. Using these gates, a mux-based 8 bit MCML multiplier is designed and tested for 2 different supply currents, in a UMC 0.18 μm CMOS technology and VDD of 1.8V. According to our simulations, the highest current circuit works at 1 GHz and consumes 16 mW, while the lowest power operates at 550 MHz and consumes 10 mW. The circuits are either consumes less power or operates up to a higher frequency compared to equivalent circuits in the literature. One of the most important advantages of this circuit is the absence of the power supply current spikes which makes the circuit very suitable for mixed mode designs.

Published in:

Electrical and Electronics Engineering (ELECO), 2011 7th International Conference on

Date of Conference:

1-4 Dec. 2011