By Topic

Design of a low power Delay Locked Loop based Clock and Data Recovery circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kumar, V. ; Dept. of Electron. & Commun. Eng., Dr. B. R. Ambedkar Nat. Inst. of Technol., Jalandhar, India ; Khosla, M.

A low power Delay Locked Loop based Clock and Data Recovery circuit has been designed in this paper. A standby filter is a novel feature in this design. Level tracking technique is used for data recovery. The circuit is designed using Verilog HDL. The layout of the circuit is generated and verified using Cadence SoC Encounter. Total die area and total dynamic power dissipation of the circuit is 0.01mm2 and 799.8643μW respectively at 1.8V power supply.

Published in:

India Conference (INDICON), 2011 Annual IEEE

Date of Conference:

16-18 Dec. 2011