By Topic

Joint Detection and Decoding for MIMO Systems Using Convolutional Codes: Algorithm and VLSI Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sukumar, C.P. ; Univ. of California, Irvine, CA, USA ; Chung-An Shen ; Eltawil, A.M.

In this paper, we present a novel approach to perform joint detection and decoding for spatial multiplexing multiple-input multiple-output (MIMO) systems which utilize convolutional codes. The bit error rate (BER) performance of the proposed approach is significantly better than that of systems which utilize separate detection and decoding blocks. Formal algorithms with two possible system setups are presented and their performance documented. In particular, for a reference 4 × 4, 16-QAM system using a rate 1/2 convolutional code with generator polynomial [247, 371] and a constraint length of 8, improvements in signal-to-noise ratio (SNR) of 2.5 dB and 3 dB are achieved over conventional soft decoding at a BER of 10-5. The proof of concept VLSI architecture for one algorithm is provided and a novel way to reduce memory usage is demonstrated. Results indicate that better performance over conventional systems is achievable with comparable hardware complexity. The proposed design was synthesized and layout with 65-nm CMOS technology at 181-MHz clock frequency. An average throughput of 216.9 Mbps at a SNR of 13 dB with area equivalent to 553 Kgates was achieved.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:59 ,  Issue: 9 )