Referenced Items are not available for this document.
A 0.18 
CMOS Self-Mixing Frequency Tripler
A 0.18
A self-mixing frequency tripler with fundamental frequency between 6-7.3 GHz is built by cascading a doubler and a single-balanced mixer. The doubler and the mixer share a transconducting inductor to reduce the tripler core size when fabricated using the TSMC 0.18 μm RF mixed signal 1P6M process. When the input signal frequency is 6.5 GHz at the power level of 3 dBm, the measured conversion gain is - 9.5 dB, the HRR1 is 21.5 dBc, the HRR2 is 29 dBc, and the total dc power consumption is 18.8 mW.
Published in:
Microwave and Wireless Components Letters, IEEE
(Volume:22
,
Issue:
2
)
Date of Publication: Feb. 2012
- Page(s):
- 79 - 81
- ISSN :
- 1531-1309
- INSPEC Accession Number:
- 12527305
- Digital Object Identifier :
- 10.1109/LMWC.2011.2180370
- Product Type:
- Journals & Magazines
- Date of Publication :
- 24 January 2012
- Date of Current Version :
- 13 February 2012
- Issue Date :
- Feb. 2012
- Sponsored by :
- IEEE Microwave Theory and Techniques Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
