Skip to Main Content
To develop a new processor for embedded applications, we must first characterize the processor, in order to take appropriate trade-off between performance and chip area. This study presents a DS-HIE architecture, which achieve high performance on a limited chip area by using the appropriate bit-width.
SoC Design Conference (ISOCC), 2011 International
Date of Conference: 17-18 Nov. 2011