By Topic

Fast design space exploration for mixed hardware-software embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ando, Y. ; Grad. Sch. of Inf. Sci., Nagoya Univ., Nagoya, Japan ; Shibata, S. ; Honda, S. ; Tomiyama, H.
more authors

The time spent to design mixed hardware-software embedded systems is proportioned to their complexity. We present a highly efficient method that make use of simulators in order to find a pareto-solution between execution time and hardware area for mixed hardware-software embedded systems. Our method generates the minimum possible number of mappings in order to reduce the number of simulations. The exploration starts with two system mappings as initial pareto-solution. Then it repeats three steps, the generation of mappings, the simulation of generated mappings, and the update of the pareto-solution with the results of simulations. The experimental results show that our method is notably efficient and is able to find a pareto-solution with few errors compared to the complete search method.

Published in:

SoC Design Conference (ISOCC), 2011 International

Date of Conference:

17-18 Nov. 2011