Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

The effects of cache architecture on the performance of operating systems in multithreaded processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lioupis, D. ; Comput. Technol. Inst., Patras, Greece ; Milios, S.

Multithreading is well accepted as a technique to hide latency in non-blocking cache architectures. By switching execution from a blocked thread to another, the CPU can perform useful work, while waiting for long requests to be processed by the memory hierarchy. In this paper we study four memory hierarchy organizations, and we find that the performance of the operating system, in terms of response time, greatly depends on the cache configuration and memory hierarchy. For a simple cache design, the OS response time can be below 50%, which can only be improved by increasing the cache size or associativity. We find that the best way to guarantee OS response time in multithreaded processors is to use pipelined memory, which reduces the miss penalty and thus the uncertainty in response time

Published in:

Real-Time Systems, 1997. Proceedings., Ninth Euromicro Workshop on

Date of Conference:

11-13 Jun 1997