We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Compact analytical modeling of the gate leakage current partitioning for Double Gate MOSFET device

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Darbandy, G. ; Dept. d''Eng. Electron., Electr. i Autom., Univ. Rovira i Virgili, Tarragona, Spain ; Lime, F. ; Cerdeira, A. ; Estrada, M.
more authors

In this paper, we have developed and analyzed a compact gate leakage current partitioning model for Nanoscale Double Gate MOSFETs, assuming the gate current is due to direct tunneling. We have considered the cases of one high k dielectric layer (as an ideal case) and two layers (high k dielectric materials as an insulator with a thin layer of SiO2 as an interfacial layer). The model calculations show a good agreement with 2D TCAD numerical device simulations (Silvaco ATLAS).

Published in:

Semiconductor Device Research Symposium (ISDRS), 2011 International

Date of Conference:

7-9 Dec. 2011