By Topic

Compact Highly-Utilized Reed Solomon Decoder Architectures for Optical Access Networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Suvakovic, D. ; Bell Labs., Alcatel-Lucent, Murray Hill, NJ, USA ; van Wijngaarden, A.J. ; Man Fai Lau

Abstract-This paper presents an extremely compact, highly efficient hardware implementation of the Reed Solomon (RS) decoder. Such efficiency is of critical importance for the next generation of passive optical networks featuring bit rates of 10 Gb/s, high bit error rates and high cost sensitivity. RS codes are widely used for error correction in optical communication networks. The central element of a t-error correcting RS decoder is the key equation solver, which is the most time-critical stage in the RS decoder operation. It uses 2t equations to determine up to 2t unknown values. A key equation solver typically performs the Berlekamp-Massey (BM) algorithm or the Modified Euclidean (ME) algorithm. Hardware implementations of these algorithms usually include a large number of Galois Field (GF) multipliers needed to achieve the required throughput. This paper presents a scalable BM architecture and a scalable ME architecture that minimizes the number of GF multipliers by their higher utilization. This is achieved through efficient control that avoids idle cycles and also through optimal grouping of multipliers into parallel structures given the bit error distribution for the respective optical network. The major building block of this architecture is a compact, programmable GF processor (GFP) capable of high frequency operation.

Published in:

Global Telecommunications Conference (GLOBECOM 2011), 2011 IEEE

Date of Conference:

5-9 Dec. 2011