Cart (Loading....) | Create Account
Close category search window

A Mixed Signal (Analog-Digital) Integrator Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Bryant, M.D. ; Univ. of Texas, Austin, TX, USA ; Shouli Yan ; Tsang, R. ; Fernandez, B.
more authors

Presented is a design of a mixed signal integrator, consisting of a traditional analog integrator (op-amp with capacitor in feedback) augmented with comparators, logic, counter registers, and a precharged capacitor that can be switched into, and out of, the input of the analog integrator. This device integrates with analog, but stores results in analog and digital. Whenever an analog integrator voltage equals or exceeds a threshold voltage, an amount of charge equivalent to the threshold voltage is cleared from the feedback capacitor of the analog integrator, and the counter register is incremented or decremented accordingly. With the threshold voltage representing one in a counting system, these actions convert the integrator contents to ±1. At any instant, the counter register holds the integer portion of the integral, and the analog integrator holds any fractional portion, permitting the integral to be internally stored as a real number. The mixed signal integrator accumulates integral beyond supply rails without op-amp saturation; has analog integrator bandwidth that extends into the limited gain low frequency region; avoids drift due to low pass filter effects and unbalanced input biases; and exhibits no sampled data or discrete system effects. Tests on a PCB prototype verified the design.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:59 ,  Issue: 7 )

Date of Publication:

July 2012

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.