Cart (Loading....) | Create Account
Close category search window
 

Efficient pipelined VLSI architectre with dual scanning method for 2-D lifting-based Discrete Wavelet Transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Darji, A. ; Electr. Eng. Dept., Indian Inst. of Technol. Bombay, Powai, India ; Merchant, S.N. ; Chandorkar, A.N.

In this paper, we describe a high speed, memory efficient, very low power and dual memory scan based pipelined VLSI architecture for 2-D Discrete Wavelet Transform (DWT) based on Legall 5/3 filter. Proposed architecture consists of two 1-D pipelined architectures along with transpose unit (TU). Architecture consumes two inputs per clock cycle and produces two outputs per cycle. Moreover dual scan technique is employ to enhance throughput with 100% hardware utilization efficiency without significant increase in power. This architecture uses 2N on chip buffer and five transpose register to process single level 2-D DWT of image size of N×N. RTL (Register Transfer Level) is written using VHDL and netlist is compiled using Synopsys Design Vision using UMC 180 nm MMRF technology cell library. After formal verification netlist is imported to cadence Soc encounter for GDS-II file generation for (Application Specific Integrated Circuit) ASIC. Simulation results show positive slack with 200 Mhz frequency. Core area of proposed architecture is only 0.73 mm2 with low power consumption such as 13.38 mw.

Published in:

Integrated Circuits (ISIC), 2011 13th International Symposium on

Date of Conference:

12-14 Dec. 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.