By Topic

A 2GHz Tx LO generation circuit with active PPF and 3/2 divider in 65nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Markus Törmänen ; Electrical and Information Technology, Lund University, Lund, Sweden ; Andreas Axholt ; Jonas Lindstrand ; Henrik Sjöland

This paper demonstrates a 2GHz Tx LO generation circuit with 8% tuning range featuring a VCO, an active polyphase filter (PPF), and a 3/2 divider with 50% output signal duty cycle, implemented in a standard 65nm LP CMOS process. The circuit measures a phase noise of -158dBc/Hz at 20 MHz offset frequency, with a power consumption of 29.8mW. It occupies a chip area of 0.53 mm2, including pads. The spurious tone at 1GHz, caused by mismatch in the active polyphase filter and frequency divider, is at -50dBc.

Published in:

2011 International Symposium on Integrated Circuits

Date of Conference:

12-14 Dec. 2011