By Topic

Using built-in fine resolution clipping technique for high-speed testing by using low-speed wireless tester

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ching-Hwa Cheng ; Dept. of Electron. Eng., Feng-Chia Univ., Taichung, Taiwan

The delay testing of high-speed system integrated circuits is highly complex. Many test challenges are generated from performance testing requirements. The BIST circuit can help solve traditionally slower ATE tester limitations. In this paper, a double edge clipping (DEC) technique is proposed for high-speed performance testing by utilizing a low-price slow-speed ATE. DEC differs from traditional circuit delay testing techniques by changing the clock rate using external ATE. DEC technique uses a lower-speed input clock frequency, then applies internal clipping and a BIST mechanism to adjust clock edges for high-speed circuit functional testing. The postlayout simulations show that the wide-range (26.5%~76%), fine-scale (16ps) duty cycle adjustment technique with high-precision (28ps) calibration circuit is effective for binning performance and high-speed circuit performance testing. Test chips with wireless test system integration are fully validated.

Published in:

Integrated Circuits (ISIC), 2011 13th International Symposium on

Date of Conference:

12-14 Dec. 2011