By Topic

A 0.5V 25Mpixels/s SVGA 30fps H.264 video decoder chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Jia-Wei Chen ; Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan ; Pei-Yao Chang ; Keng-Jui Chang ; Tzu-Yuan Kuo
more authors

A sub-threshold voltage, high throughput H.264 video decoder design is proposed for portable applications in this paper. To improve the performance for high throughput rate applications, the computational complexity in H.264 video decoding is optimized in the proposed design. To reduce complexity, both a shared adder-based hardware sharing scheme and an advanced data management scheme are presented. Moreover, to reduce power consumption, both a low area sub-threshold voltage SRAM and a high performance sub-threshold voltage CMOS circuit design scheme are presented. Exploiting all the design techniques, the proposed 90nm 0.5V 25Mpixels/s SVGA 30fps H.264 decoder outperforms the 65nm design at 0.5V through a 31× improvement in throughput.

Published in:

2011 International Symposium on Integrated Circuits

Date of Conference:

12-14 Dec. 2011