By Topic

An Innovative Fault-Tolerant Method for 2-D Mesh-Based Network-on-Chip Routing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mohtashamzadeh, M. ; Dept. of Comput. Eng., Islamic Azad Univ., Soosangerd, Iran ; Momeni, L. ; Rezazadeh, A.

Fault-tolerant routing algorithms are key concerns in Network-on-Chip (NoC) communication. This paper proposes a high performance fault-tolerant routing algorithm based on Fault-Tolerant-Routing (FTR) as a new solution to decrease delay of the messages over the on-chip interconnection mesh networks. The FTR algorithm is a wormhole-switched routing for 2-D mesh networks and has been used for block faults. This algorithm uses virtual channels to pass faulty regions. We have improved the FTR algorithm to decrease message delays in the network without adding new extra virtual channels which led to an Improved-Fault-Tolerant-Algorithm (i-FTR). Moreover, to simulate FTR and i-FTR algorithms, same network conditions namely network size, message length and number of generated messages has been considered. It can be deduced from results that i-FTR performs better compared to FTR algorithm. Furthermore, results show that the interconnection network of NoC which has been used for i-FTR can deal with higher message rates and can tolerate higher traffic loads.

Published in:

Computer Modeling and Simulation (EMS), 2011 Fifth UKSim European Symposium on

Date of Conference:

16-18 Nov. 2011