By Topic

Multi-TAP architecture for IP core testing and debugging on network-on-chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Rajagopal, R.S. ; Fac. of Electr. Eng., Univ. Teknol. Malaysia, Johor Bahru, Malaysia ; Nadi S, M. ; Ooi, C.Y. ; Marsono, M.N.

With the trend to deep-sub-micron (DSM) technology, the ability for post-fabrication testing has become a big concern for system-on-chip (SoC) designers. The testing problem of network-based SoCs is categorized into two major parts, intellectual property (IP) core testing and communication infrastructure testing. This paper presents an IP testing platform using multiple-test-access-port (multi-TAP) for mesh-based network-on-chip (NoC). In our approach, the TAP ports of IPs are connected together in a daisy chain. In addition, IEEE 1149.1 standard (JTAG) is used to connect TAPs of IPs to the external tester. The proposed platform provides comprehensive testing and debugging for each individual IP without incurring dependency to other IPs. The main advantage of the proposed platform is the ability to bypass the IPs which are not involved in the process of testing. Hence, It reduces the required number of clock cycles to send test vectors to the IP/IPs under test.

Published in:

TENCON 2011 - 2011 IEEE Region 10 Conference

Date of Conference:

21-24 Nov. 2011