By Topic

Simple hardware verification platform using SystemVerilog

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Young-Jin Oh ; Coll. of Electr. & Comput. Eng., Chungbuk Nat. Univ., Cheongju, South Korea ; Gi-Yong Song

A simplified hardware verification platform based on layered approach is implemented using SystemVerilog. SystemVerilog unifies several proven hardware design and verification languages in the form of extensions to Verilog HDL. The importance of a verification platform based on OOP technique is increasing for high-level functional verification. The proposed platform consists of components such as generator, driver, monitor and checker which are connected by channels. The structure and test procedure based on Teal/Truss are changed to be as simple as possible for those who are not familiar with OOP to understand and use the platform easily.

Published in:

TENCON 2011 - 2011 IEEE Region 10 Conference

Date of Conference:

21-24 Nov. 2011