By Topic

Network on Chip Architectures for High Performance Digital Signal Processing Using a Configurable Core

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. C. Pena-Ramos ; Telecommun. Div., CINVESTAV, Guadalajara, Mexico ; R. Parra-Michel

Traditionally SoCs (System on Chip) have been designed using large numbers of processor cores, custom hardware blocks or a combination of both. General purpose processors are usually neither fast nor efficient enough, and designing and testing custom hardware logic is a risky, time consuming endeavor. Configurable, extensible processors are emerging as a viable alternative, as they have characteristics from both design methodologies. Another problem in SoC design is the way these building blocks connect and interact with each other. Network on Chip (NoC) techniques have been proposed to increase flexibility and scalability in SoC design. Two implementations of a signal processing architecture were developed using a configurable processor and NoC techniques, and compared to a custom RTL implementation. Tradeoff between performance, area and flexibility is presented.

Published in:

2011 International Conference on Reconfigurable Computing and FPGAs

Date of Conference:

Nov. 30 2011-Dec. 2 2011