By Topic

Design-for-Diversity for Improved Fault-Tolerance of TMR Systems on FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Rizwan A. Ashraf ; Dept. of Electr. Eng. & Comput. Sci., Univ. of Central Florida, Orlando, FL, USA ; Ouns Mouri ; Rami Jadaa ; Ronald F. Demara

This paper investigates the ability to provide improved Reliability of TMR systems at comparable area and time cost using design diversity. Namely, we evaluate multiple implementations of the same functional design using a repository of methods: Templates, Case-Based, Inverted-Output, and NAND/NOR-Based methods. The design methods are tested on multiple benchmark circuits in different TMR setups for each of which design diversity and fault tolerance are examined. The results show that extensive design diversity can be achieved at design-time using one or a combination of these methods, and verifies the increased fault-tolerance of TMR-based systems with diverse designs in multiple failure modes at run-time. Moreover, results indicate that improved system fault-tolerance can be achieved using designs from different classes of design techniques, rather than using variations of the same design method without incurring a run-time expense.

Published in:

2011 International Conference on Reconfigurable Computing and FPGAs

Date of Conference:

Nov. 30 2011-Dec. 2 2011