Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

Variation Study and Implications for BJT-Based Thin-Body Capacitorless DRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Min Hee Cho ; Dept. of Electr. Eng. & Comput. Sci., Univ. of California, Berkeley, CA, USA ; Tsu-Jae King Liu

Variability in back-gated thin-body capacitorless DRAM cell performance is investigated via TCAD simulation. Sources of variability considered include variations in front gate oxide thickness, body thickness, buried oxide thickness, and gate-sidewall spacer width, as well as random dopant fluctuations. Bipolar junction transistor-based cell operation is most sensitive to variations in body thickness and buried oxide thickness. Retention time for an optimized 22 nm-node cell design is predicted to be reduced by approximately 63% due to process-induced variations.

Published in:

Electron Device Letters, IEEE  (Volume:33 ,  Issue: 3 )