Skip to Main Content
Modeling manufacturing process of complex products like electronic chips is crucial to maximize the quality of the production. This paper proposes a new methodology to model large scale manufacturing processes based on activity information as well as experts' knowledge. DEVS formalism is used for the final models because of its advantages as a formal formalism. This methodology helps to easily detect discrepancies between the actual implementation of processes with experts' definitions. It also helps to construct general models that could be used later for controlling processes. The idea of STMicroelectronics enterprise is to use these general models to implement an alarm system. The idea is to alert engineers about risky modifications done over STMicroelectronics manufacturing processes. The state of our work towards to model STMicroelectronics' production processes is presented at the end of this paper.