Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

1/f noise in graded-channel MOSFETs for low-power low-cost RFICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Babcock, J.A. ; Center for Solid State Electron. Res., Arizona State Univ., Tempe, AZ, USA ; Gill, C.E. ; Ford, J.M. ; Ngo, D.
more authors

Low frequency noise has been characterized and identified for the first time in a graded-channel MOS (GCMOS) technology designed for low-power low-cost RFICs. The noise was found to be composed of bias dependent generation-recombination (G/R) and random-telegraph-signal (RTS) noise and a bias independent 1/f noise component. G/R and RTS noise has been attributed to single trapping centers in the gate oxide of small area devices. As the gate area increases, the assemblage of large numbers of trapping event distributed uniformly in either energy or spatial location leads to the "pure" 1/f noise observed in large area devices. The results presented in this paper on the area dependence and bias dependence of the low frequency noise gives strong support for the McWhorter's surface number fluctuations model governing the noise characteristics in these devices and thus the 1/f noise can be predicted and modeled for circuit applications using the GCMOS technology.

Published in:

Device Research Conference Digest, 1997. 5th

Date of Conference:

23-25 June 1997