By Topic

Characterization of inversion layer carrier profile in deep-submicron p-MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bin Yu ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA ; Imai, K. ; Chenming Hu

In deep-submicron MOSFET, the thickness of gate oxide becomes comparable to that of the inversion layer. The finite inversion layer thickness results in deviation of device parameters from the conventional model. High transverse electric fields at Si/SiO/sub 2/ interface makes quantization effect observable even at room temperature. Several theoretical methods to obtain the inversion layer carrier profile were reported based on quantum mechanics (QM) solution. However a simple electrical method is much preferred. In this paper, a high-frequency small-signal C-V method is proposed to characterize the inversion layer profile in both surface-channel and buried-channel p-MOSFETs based upon the physical concept of dc centroid.

Published in:

Device Research Conference Digest, 1997. 5th

Date of Conference:

23-25 June 1997