By Topic

Comparative study of several anti-punchthrough designs for buried channel PMOSFET

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Jeonghwan Son ; Adv. Technol. Lab., LG Semicon Co. Ltd., Cheongju, South Korea ; Seungho Lee ; Kijae Huh ; Wouns Yang
more authors

As CMOS technology is scaled down, buried channel (BC) PMOS has been replaced by surface channel (SC) PMOS due to the poor short channel effect (SCE) in BC PMOS. Until now, however, BC PMOS has been widely used even in deep submicron CMOS devices because ofits advantage of simple fabrication process, no boron penetration, high driving capability due to no gate depletion, and higher mobility compared with SC PMOS. Several approaches have been proposed to suppress SCE in BC PMOS. A 0.15/spl mu/m single gate CMOS was reported using the conventional punchthrough stopper by arsenic implantation. A tilt implanted punchthrough stopper structure by using phosphorous or arsenic implantation was also proposed. However, these techniques have the disadvantage of insufficient anti-punchthrough or low current drivability. In this paper, Double Arsenic Punchthrough Stopper (DAPS) is proposed and compared with other structures. The DAPS is formed by arsenic implantation before and after the gate definition to improve both SCE and current drivability for BC PMOS.

Published in:

Device Research Conference Digest, 1997. 5th

Date of Conference:

23-25 June 1997