By Topic

A low power W-band PLL with 17-mW in 65-nm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tao-Yao Chang ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Chao-Shiun Wang ; Chorng-Kuang Wang

This paper presents the design and experimental verification of a W-band phase-locked loop (PLL) realized in 65-nm digital CMOS process. The PLL incorporates the proposed divide-by-three frequency divider to relax the power/speed requirement for the succeeding divider chain. A distributed-LC tank is employed in the VCO as well, improving the tank quality factor and the circuit speed. Thus, the power is reduced significantly by the two circuit techniques mentioned above. The PLL can be locked from 78.2 to 79.0-GHz and dissipates 17-mW only from 1.0/0.8-V supplies excluding output buffers. The phase noise at 1-MHz and 10-MHz offset from the carrier are -78.9 and -109.1 dBc/Hz, respectively. The core area is 0.48 × 0.42 mm2.

Published in:

Solid State Circuits Conference (A-SSCC), 2011 IEEE Asian

Date of Conference:

14-16 Nov. 2011