By Topic

A low power 9GHz divide-by-3 injection locked frequency divider in 0.18μm CMOS with 15% locking range

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Asadian, S. ; Electr. Eng. Group, Ferdowsi Univ. of Mashhad, Mashhad, Iran ; Hemmati, M.J. ; Naseh, S.

A new low power divide-by-3 injection locked LC divider is proposed for PLL-based frequency synthesizers. The circuit is made of two voltage controlled oscillators coupled together via four MOSFETs, where capacitors are placed in series with the source of the coupling transistors leading to a reduction in power consumption. The control voltage of the two VCOs are tied together to achieve a wider locking range. A locking range of 1.25 GHz (from 7.9 GHz to 9.15 GHz) was achieved. The divider draws 610μA from a 1.2V supply voltage.

Published in:

Electronics, Circuits and Systems (ICECS), 2011 18th IEEE International Conference on

Date of Conference:

11-14 Dec. 2011