Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

Asymmetric large size multiplication using embedded blocks with efficient compression technique in FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Shuli Gao ; Dept. of ECE, R. Mil. Coll. of Canada, Kingston, ON, Canada ; Al-Khalili, D. ; Chabini, N.

In this paper, asymmetric non-pipelined large size unsigned multipliers are implemented using symmetric and asymmetric embedded multipliers in FPGAs. The decomposition of the operands used in this approach is based on the sizes of the embedded blocks. The partial products of the segmented operands are organized in rows, and the additions of the products are performed through optimized compression dictated by the architecture of the CLB. The optimization algorithm has led to the minimization of the total critical path delay with reduced utilization of FPGA embedded blocks. The multipliers are implemented in Xilinx' FPGAs using 18×18-bit and 25×18-bit embedded signed multipliers. The implementation results have demonstrated the effectiveness of the proposed approach achieving speed improvement of 29% and reduction of embedded block utilization of 28% for operand size of up to 192 bits compared to the Standard scheme.

Published in:

Electronics, Circuits and Systems (ICECS), 2011 18th IEEE International Conference on

Date of Conference:

11-14 Dec. 2011