Cart (Loading....) | Create Account
Close category search window
 

An all-digital clock and data recovery circuit for low-to-moderate data rate applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tall, N. ; IM2NP, Aix-Marseille Univ., Marseille, France ; Dehaese, N. ; Bourdel, S. ; Bonat, B.

This paper deals with a digital clock and data recovery (CDR) circuit for low-to-moderate data rate applications. The design is based on the analogy between an analog charge-pump based phase-locked loop (CPPLL) and an all-digital phase-locked loop (ADPLL). The whole CDR design has been implemented and tested using an Altera® Stratix Development Board. Measurements show a recovered clock peak-to-peak jitter of 10 ns (1% UI) for an input data rate of 1 Mbps.

Published in:

Electronics, Circuits and Systems (ICECS), 2011 18th IEEE International Conference on

Date of Conference:

11-14 Dec. 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.