By Topic

HW/SW TQ/IQT design for H.264/AVC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ben Atitallah, A. ; High Inst. of Electron. & Commun., Univ. of Sfax, Sfax, Tunisia ; Loukil, H. ; Masmoudi, N.

In this paper, we present a HW/SW design for transform and quantization blocks to be used in the H.264/AVC prediction modes. The design is described in VHDL language and synthesized to Altera Stratix II FPGA and to TSMC 0.18μm standard-cells. In addition, a SoPC implementation and validation of the proposed design as an IP core is presented using the embedded FPGA development board.

Published in:

Electronics, Circuits and Systems (ICECS), 2011 18th IEEE International Conference on

Date of Conference:

11-14 Dec. 2011