By Topic

Design of High Speed Adders Using CMOS and Transmission Gates in Submicron Technology: A Comparative Study

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Baliga, A. ; Dept. of Electron. & Commun., Inst. of Technol. Bangalore, Bangalore, India ; Yagain, D.

The core of every microprocessor, digital signal processor (DSP), and data-processing application-specific integrated circuit (ASIC) is its data path. At the heart of data-paths and addressing units are arithmetic units, such as comparators, adders, and multipliers and at the heart of arithmetic circuits are adders. The main constraints of all adders are their speed, performance, power consumption and die area. Parallel-prefix adders offer a highly efficient solution to the binary addition problem and are well-suited for VLSI implementations. This paper involves the design of high speed, parallel-prefix adders such as Brent-Kung, Sklansky, Kogge-Stone and Ling adders, by Kogge-Stone implementation, using CMOS logic and transmission gate logic. The design and simulations are done using deep sub micron technology file. The power, area and delay for the two implementations are compared and it is found that the power, area and delay in the transmission gate logic is much lower than those in CMOS logic. This is done for 8, 16 and 32 bit adders. All the circuits are implemented using Tanner EDA and simulated in 130nm using TSMC MOSIS Level-49 model in TSPICE simulator.

Published in:

Emerging Trends in Engineering and Technology (ICETET), 2011 4th International Conference on

Date of Conference:

18-20 Nov. 2011