By Topic

Design and Implementation of the Low Power 0.64mW, 380 KHz Continuous Time Sigma Delta ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kanhe, A. ; Dept. of Electron. & Telecommun., NIT, Raipur, India ; Acharya, B. ; Deshmukh, R.B.

In this paper a low power Sigma Delta Modulator is presented. The reported ADCs which are used in high bandwidth applications ranging from KHz to MHz consume about 10 to 70mW. The modulator designed in this work consumes 0.64mW from a 1.8V supply and operates at 380 KHz with an over-sampling ratio of 64 and a single bit quantizer in 180nm technology for portable and digital radio application. Discrete-time and continuous-time sigma-delta modulators are compared to highlight the power advantages and design challenges in the continuous-time approach. For testing purpose the coherent sampling is done to get the FFT plot of the output signal.

Published in:

Emerging Trends in Engineering and Technology (ICETET), 2011 4th International Conference on

Date of Conference:

18-20 Nov. 2011