By Topic

Dependability assessment of the time-triggered SoC prototype using FPGA fault injection

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

The high integration of current silicon devices leads to growing transient failure rates for multi-core based embedded systems. As a consequence, we can develop on-chip fault tolerance solutions to increase the reliability of Multi-Processor Systems-on-a-Chip (MPSoCs), for instance, the active redundancy of cores (e.g., on-chip Triple Modular Redundancy) which requires independence among the replicated cores to avoid common mode failures. For this purpose, fault containment mechanisms have been developed as part of a Time-Triggered System-on-Chip (TTSoC) architecture. This paper experimentally evaluates the TTSoC architecture which comprises a time-triggered Network-on-a-Chip (NoC) and network interfaces serving as guardians. We quantify the reliability of a TTSoC prototype using FPGA emulated transient fault injection. We assess the fault containment and the reliability increase by on-chip TMR in the TTSoC. Finally, we identify the most sensitive areas of the architecture in the network interfaces of the cores.

Published in:

IECON 2011 - 37th Annual Conference on IEEE Industrial Electronics Society

Date of Conference:

7-10 Nov. 2011