By Topic

Self-Assembly Process for Array Interconnects Pattern Using Solder/Polymer Hybrid Materials

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Yasuda, K. ; Nagoya Univ., Nagoya, Japan

In the modern packaging technologies highly condensed metal interconnects such as solder bumps, gold studs or copper pillars are typically formed by high-cost processes. These methods inevitably require the precise controls of mutually dependant process parameters, which usually cause the difficulty of the change in the layout design for the interconnects of chip to-chip or chip-to-substrate. In order to overcome these problems, so far, the unique concept and methodology of self-assembly even in micro-meter scale were developed by the author. In this paper the geometry and yielding ratio of vertical and lateral solder bump bridges before self-replication were compared with varying filler content, copper land space and gap space. It was found that the formation of the vertically bridged bump arrays with 100-300 μm space can be achievable.

Published in:

Components, Packaging and Manufacturing Technology, IEEE Transactions on  (Volume:1 ,  Issue: 12 )