By Topic

System-Level Power Management for Low-Power SOC Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhu Jing-Jing ; IoT Eng., Jiangnan Univ., Wuxi, China ; Lu Feng

From the system-level of low power consumption view, this article puts forward in software management proposal. Power management unit are introduced. Especially power states transition scheme has been worked out. And the scheme for device power management is elaborate. We applied the method to a complicated SoC and the experimental results prove that this method could reduce system power very greatly with no performance penalty on the chip.

Published in:

Distributed Computing and Applications to Business, Engineering and Science (DCABES), 2011 Tenth International Symposium on

Date of Conference:

14-17 Oct. 2011