By Topic

Analysis and architecture design of block matching in BM3D image denoising

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hongming Chen ; Shanghai Research Institute of Microelectronics (SHRIME), Peking University, China Fullhan Microelectronics, Shanghai, 201103 China ; Wenjiang Liu ; Taizhi Liu ; Yuhua Cheng

In this paper, a low-cost VLSI implementation for Block Matching (BM) in BM3D image denoising with novel architectures of the slip window and SSD tree are presented. The experimental results show that the proposed technique preserves the BM3D denoising performance and obtains excellent performances in terms of less logic gate count and better visual quality. The design requires only low computational complexity and less SRAM for slip window. Its hardware cost is quite low, about 350k gates. Synthesis results show that the proposed design at a throughput about 177MB/s by using UMC 0.18um technology.

Published in:

Electron Devices and Solid-State Circuits (EDSSC), 2011 International Conference of

Date of Conference:

17-18 Nov. 2011