Close category search window
 

Debugging and testing features of the dataflow parallel computing system components and devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Levchenko, N.N. ; Inst. for Design Problems in Microelectron., Moscow, Russia ; Okunev, A.S. ; Yakhontov, D.E. ; Zmejev, D.N.

The paper describes the new tools for dynamic display of the computational process for modeling a dataflow parallel computing system that implements non-traditional architecture. These tools allow evaluating the effectiveness of program and localization functions during the task.

Published in:
Design & Test Symposium (EWDTS), 2011 9th East-West

Date of Conference: 9-12 Sept. 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.