By Topic

Organization of pipeline operations in mapping unit of the dataflow parallel computing system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Levchenko, N.N. ; Inst. for Design Problems in Microelectron., Moscow, Russia ; Okunev, A.S. ; Yakhontov, D.E.

The paper reviews the architecture of dataflow parallel computing system, describes the operation mechanisms of one of the main system modules - the mapping unit. The pipeline mode of mapping unit is considered; an increasing of the capacity associated with the introduction of the pipeline is estimated. The process of step-by-step optimization of pipeline with a description of the bottlenecks and ways to bypass them is shown.

Published in:

Design & Test Symposium (EWDTS), 2011 9th East-West

Date of Conference:

9-12 Sept. 2011