By Topic

Automatic generation of transducer models for multicore system design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hansu Cho ; Design Solution Lab., Samsung Electron., Suwon, South Korea ; Abdi, S.

This paper presents methods for automatic generation of synthesizable models of Transducer, a highly flexible communication module for interfacing multicore system components. We describe the transducer architecture, comprising the bus interface, high-level communication controllers and buffer management blocks. The well defined architecture and model semantics of the transducer enable its automatic generation. Moreover, the simple interface of the transducer provides for a well defined software interface, making it easy to update the software after changes in multicore system architecture. Our experimental results show that in multicore system design for large applications such as MP3 decoder and JPEG encoder, automatic transducer generation provides productivity gains of 9-23X due to significant savings in communication model development. On the quality axis, we show that multicore communication design using automatically generated transducers has only a 9% overhead in communication delay over a fully-connected point-to-point communication architecture.

Published in:

High Level Design Validation and Test Workshop (HLDVT), 2011 IEEE International

Date of Conference:

9-11 Nov. 2011