Referenced Items are not available for this document.
An improved decoding algorithm is presented in order to solve the problem of inconvenient for hardware implementation in decoding algorithm for non-binary LDPC codes based on the FFT-BP algorithm. The innovation of the new algorithm is the importing of the logarithmic operations, which will transform multiplication operations to addition operations in the logarithmic domains. Thus the presented algorithm has the advantages of the reduced complexity and the more convenient hardware implementation. A simulation is made using regular non binary LDPC codes under White Gaussian Noise channel based on GF(4). The result shows that the decoding complexity is much more reduced with the performance decrease by about 0.07 dB when BER( Bit Error Rate )is 10-4.
Published in:
Information Technology, Computer Engineering and Management Sciences (ICM), 2011 International Conference on
(Volume:3
)
Date of Conference: 24-25 Sept. 2011
- Page(s):
- 104 - 107
- Print ISBN:
- 978-1-4577-1419-1
- INSPEC Accession Number:
- 12508627
- Conference Location :
- Nanjing, Jiangsu
- Digital Object Identifier :
- 10.1109/ICM.2011.98
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
