By Topic

Low-Input High-Output Synchronous Rectification Boost DC-DC Simulation Based on MOSFET Model Scaling Down to 22nm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Xiaoyang Huang ; Dept. of Microelectron., Soochow Univ., Suzhou, China ; Wenshi Li ; Qi'an Xu ; Yaotian Li

Aiming at tree electricity generation key technology, an ideal synchronous rectification structure boost converter is focused on training important variables in sequence of (1) output load R=20O, (2) C and L, (3) especially switch-on RN and RP, (4) W/L, and (5) area of MOSFET. The simulation results suggest that (1) there is a CRL (conversion ratio limit) effect, (2) the conversion ratio is not only effected by duty ratio, but also adversely proportional to RN; (3) under the same W/L, only the 130nm, 90nm, and 65nm technology nodes may be the best choices, (4) for purposed circuit, the 65nm technology node may fit with low load resistance and high CRL. Compared to output power 100uW reported, CRL in output 50mW with a 20Ω load resistor had been predicted by 65nm node MOSFET model libraries.

Published in:

Information Technology, Computer Engineering and Management Sciences (ICM), 2011 International Conference on  (Volume:1 )

Date of Conference:

24-25 Sept. 2011