Cart (Loading....) | Create Account
Close category search window
 

Build-in-Self-Test of FPGA for diagnosis of delay fault

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Das, N. ; Sch. of VLSI Technol., Bengal Eng. & Sci. Univ., Shibpur, India ; Roy, P. ; Rahaman, H. ; Dasgupta, P.

The recent trend of reconfigurable hardware and convergence of hardware platform in embedded system have enhanced the application of FPGAs. Although the capability and performance of FPGA have advanced, the testing of FPGAs both online and off-line (manufacturer oriented testing) poses a major challenge. Importance of delay testing has grown especially for high-speed circuits. Even presence of small delay fault may cause any critical path to fail. As delay testing, using automatic test equipment is found to be quite expensive; BIST (Built-In-Self-Test) can significantly reduce the cost of delay fault detection without using extra hardware. We have presented a BIST structure to test delay fault of various resources and interconnects of FPGA. The proposed scheme can be implemented for both online as well as off-line testing. We have also proposed a new 3-diagnosable BISTer structure that improves the testing efficiency of our BISTer. The proposed technique can detect the presence of fault, even if all the three units ( TPG, ORA, BUT) in a BIST are faulty. We have simulated our method in Xilinx Vertex-II FPGA, using ISE tool Jbits3.0 API and XHWI (Xilinx Hardware Interface) provided by Xilinx and MATLAB7.0.

Published in:

Quality Electronic Design (ASQED), 2011 3rd Asia Symposium on

Date of Conference:

19-20 July 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.