By Topic

1.575 GHz to 2.48 GHz multi-standard low noise amplifier using 0.18-µm CMOS with on-chip matching

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tan Thiam Loong ; Sch. of Electr. & Electron. Eng., USM, Nibong Tebal, Malaysia ; Hashim, A. ; Mustaffa, M.T. ; Noh, N.M.

A wideband Low Noise Amplifier (LNA) is demonstrated by using the inductively degenerated LNA architecture. This wideband operates in range of 1.575 GHz to 2.48 GHz frequency band. The design of the LNA utilizes the Power Constraint Noise Optimization (PCNO) technique in determining the device size. The simulation results achieved the maximum power gain S21 at 13.7 dB to 10.3 dB, input reflection coefficient S11 at -7.2 dB to -9.5 dB, output reflection coefficient S22 at -17 dB to -10 dB, reverse isolation S12 at -54.4 dB to -52.1 dB and noise figure (NF) at 2.31 dB to 3.12 dB in the frequency range. Linearity result is based on the Input Third-Order Intercept Point (IIP3) is -5.48 dBm. The design draws and obtained at low total power consumption at 14.4 mW and all results met specification. The design was implemented in 0.18 μm CMOS technology. The performances obtained are from the LNA with on-chip matching circuitries.

Published in:

Industrial Electronics and Applications (ISIEA), 2011 IEEE Symposium on

Date of Conference:

25-28 Sept. 2011