By Topic

I-DLTS, electrical lag and low frequency noise measurements of trapping effects in AlGaN/GaN HEMT for reliability studies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Tartarin, J.G. ; Univ. de Toulouse, Toulouse, France ; Karboyan, S. ; Olivie, F. ; Astre, G.
more authors

GaN technologies have penetrated the microelectronic markets, proving the high potential of this technology for a wide variety of applications (optoLEDs and Laser, power and RF electronics). However, robustness of these widebandgap technologies still needs to be improved: a large number of studies have addressed the main different roots provoking degradation of RF, DC or thermal performances of transistors dedicated to high frequency applications. Experiencing reliability studies mechanisms on a given technology cannot be carried out to another one, depending on changes of the doping, passivation layer thickness or material, content of Al or In in the ternary composition of the channel... Among the more problematic causes of degradation for high electron mobility transistors (HEMT), traps need to be accurately identified: this paper proposes the jointed expertise using three different experimental workbenches to identify trapping-detrapping effects and free charges effects in AlGaN/GaN HEMT devices over samples from a European foundry. Different samples have been stressed using DC biased devices at ambient temperatures of 25°C and 150°C, and using HTRB stresses at 150°C. Stressed devices and virgin samples are measured using pulsed I-V characterizations, current Deep Level Transient Spectroscopy (I-DLTS) measurements and low frequency noise (LFN) measurements. Each experimental setup has its own specificities, and allows the determination of activation energies and capture sections of the traps, or how these traps or charges affect the transistor performance under realistic HF conditions. Drain-Lag and Gate-lag signatures evidence the large stress effect on the devices, but with different nuances partially correlated to gate leakage currents. Traps measured with I-DTLS and LFN techniques evidence partially correlated origins, and thermally activated traps can be discriminated from electrically activated ones.

Published in:

Microwave Integrated Circuits Conference (EuMIC), 2011 European

Date of Conference:

10-11 Oct. 2011