By Topic

Low phase noise 77-GHz fractional-N PLL with DLL-based reference frequency multiplier for FMCW radars

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Herman Jalli Ng ; Christian Doppler Laboratory for Integrated Radar Sensors, Johannes Kepler University, Altenberger Str. 69, A-4040 Linz, Austria ; Rainer Stuhlberger ; Linus Maurer ; Thomas Sailer
more authors

Two architectures of 77-GHz fractional-N phase-locked loops (PLLs) for FMCW radars are presented. Both architectures show good performance in terms of phase noise with -79 dBc/Hz at 100 kHz offset frequency. To achieve this, the integration of a delay-locked loop-based frequency multiplier for the reference signal in the PLL is proposed. It exhibits very low phase noise and proves to be an excellent alternative to other types of multipliers for lower frequencies.

Published in:

Microwave Integrated Circuits Conference (EuMIC), 2011 European

Date of Conference:

10-11 Oct. 2011