By Topic

Transport-Analysis-Based 3-D TCAD Capacitance Extraction for Sub-32-nm SRAM Structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ajay N. Bhoj ; Department of Electrical Engineering, Princeton University, NJ, USA ; Rajiv V. Joshi

Capacitance extraction for nanoscale circuits operating at high frequencies plays an important role in accurately modeling postlayout electrical behavior. In this work, for the first time, a layout-independent 3-D technology computer-aided design (TCAD)-based methodology is used to precisely compute front-end-of-the-line (FEOL) and back-end-of-the-line capacitances in SRAM structures using advanced sub-32-nm SOI process assumptions. Results for multicell single-/dual-ported 6T SRAM blocks highlight the need to model FEOL silicon as a semiconductor, incorporating field-carrier interactions (which are completely ignored by field solvers), and the inadequacy of single-cell 3-D TCAD-based capacitance extractions. The 3-D TCAD methodology is applied to an experimental 32-nm SOI process and is in close agreement with measured data, in the presence of FEOL variations.

Published in:

IEEE Electron Device Letters  (Volume:33 ,  Issue: 2 )